

L Number	Hits	Search Text	DB	Time stamp
217	91	257/E23.034.ccls. and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:07
218	554	257/E23.055.ccls. and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:07
219	77	(257/E23.034.ccls. and (@ad<19990903)) not (257/E23.055.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:13
220	2290	polyimide with ((carrier or rigid\$4) and (substrate or film or tape))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:28
221	36	(polyimide with ((carrier or rigid\$4) and (substrate or film or tape))) and (257/666.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:15
222	1	("6199743").PN.	USPAT	2004/11/14 20:15
223	13	((polyimide and ((index or sprcket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:35
224	354	((polyimide and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:36
225	1456	((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:37
226	525	(((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:40
227	406	(((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or leads or wire or wires or (lead near chip))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:41
228	406	(((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or LUC or leads or wire or wires or (lead near chip))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:42
229	306	(((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or LUC or leads or wire or wires or (lead near chip))) not (257/E23.055.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:51
230	4	("5789820") or ("5945834") or ("6362637") or ("6640696")).PN.	USPAT	2004/11/14 20:52
231	4	("5789820") or ("5945834") or ("6362637") or ("6670696")).PN.	USPAT	2004/11/14 20:55
232	2	"58074064"	JPO; DERWENT	2004/11/14 20:56
233	2	"60046059"	JPO; DERWENT	2004/11/14 20:57

234	2	"11274348"	JPO;	2004/11/14
235	146	257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)	DERWENT USPAT; EPO; JPO; DERWENT; IBM_TDB	20:57 2004/11/14 21:16
236	121	(257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)) not (257/E23.055.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:17
237	402	257/668.ccls. and (@ad<19990903) and (carrier or reinforcing or reinforce or rigid or stiffner)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:16
238	281	(257/668.ccls. and (@ad<19990903) and (carrier or reinforcing or reinforce or rigid or stiffner)) not ((257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)) not (257/E23.055.ccls. and (@ad<19990903)))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:17
239	257	((257/668.ccls. and (@ad<19990903) and (carrier or reinforcing or reinforce or rigid or stiffner)) not ((257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)) not (257/E23.055.ccls. and (@ad<19990903)))) not (((polyimide and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:17
240	252	((257/668.ccls. and (@ad<19990903) and (carrier or reinforcing or reinforce or rigid or stiffner)) not ((257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)) not (257/E23.055.ccls. and (@ad<19990903)))) not (((polyimide and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903))) not ((((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or LUC or leads or wire or wires or (lead near chip))) not (257/E23.055.ccls. and (@ad<19990903)))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:18
241	252	((257/668.ccls. and (@ad<19990903) and (carrier or reinforcing or reinforce or rigid or stiffner)) not ((257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)) not (257/E23.055.ccls. and (@ad<19990903)))) not (((polyimide and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903))) not ((((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or LUC or leads or wire or wires or (lead near chip))) not (257/E23.055.ccls. and (@ad<19990903)))) not ((257/668.ccls. and (@ad<19990903) and (reinforcing or reinforce or rigid or stiffner)) not (257/E23.055.ccls. and (@ad<19990903)))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:18
-	2727	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:41

-	2727	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 10:56
-	1869	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:00
-	1247	((((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (@ad<19990903)) and (wire or wires)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 10:59
-	1574	polyimide with rigid\$4	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:04
-	86	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with rigid\$4)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:05
-	25	((((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with rigid\$4)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:06
-	907	polyimide with ((carreir or rigid\$4) and (substrate or film or tape))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:06
-	78	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with ((carreir or rigid\$4) and (substrate or film or tape)))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:05
-	19	((((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with ((carreir or rigid\$4) and (substrate or film or tape)))) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:15
-	554	257/E23.055.ccls. and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:04
-	1	("6199743").PN.	USPAT	2004/11/13 12:18

Amagari

U.S. Patent

Nov. 7, 2000

Sheet 7 of 7

6,144,102




FIG. 9

Find what: 21

Find Next

Cancel

Match case

Area	Direction	Match word	Look in
<input type="radio"/> All	<input type="radio"/> Up	<input type="radio"/> Whole	<input type="radio"/> Left
<input type="radio"/> Sel/Cur	<input type="radio"/> Down	<input type="radio"/> Part	<input type="radio"/> Right
			<input type="radio"/> Grid
			<input type="radio"/> Documents

U.S. Patent

Nov. 7, 2000

Sheet 6 of 7

6,144,102

Clear front




FIG. 7




FIG. 8

(102)

U.S. Patent

Nov. 7, 2000

Sheet 2 of 7

6,144




FIG. 3

the size of the chip. The aforementioned reinforcing part is preferably a resin molding.

DRAWING DESCRIPTION:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an oblique view of the memory device in an embodiment of this invention as seen from the assembly surface side.

FIG. 2 is a cross-sectional view of FIG. 1.

FIG. 3 is a plane view of the insulating substrate after formation of conductor leads on the insulating substrate.

FIG. 4 is a plane view of the insulating film before formation of the conductor leads on the insulating substrate.

FIG. 5 is a plane view of the principal surface side of the semiconductor device before carrying on the insulating substrate.

FIG. 6 is a diagram illustrating the step involving formation of the protective film and openings on the semiconductor chip.

FIG. 7 is a cross-sectional view of the memory device in another embodiment of this invention.

FIG. 8 is a cross-sectional view illustrating the state in which the memory device is accommodated in the molding dies.

FIG. 9 is a plane view of the lead frame.

DETAILED DESCRIPTION:

(1) REFERENCE NUMERALS AND SYMBOLS AS SHOWN IN THE DRAWINGS

(2) In the FIG. 1 represents a semiconductor chip, 1a a principal surface, 2a electrode pad, 3a a Wall, 4 an opening for electrode pad, 5 an opening for inner lead, 6 a through-hole, 7 a conductor lead, 7a an inner lead, 7b an outer lead, 7c a stub, 8 an adhesive layer, 9 a conductor wire, 10 resin, 11 a solder

U.S. Patent

Mar. 13, 2001

Sheet 1 of 6

US 6,199,743 B1




FIG. 1

(15) United States Patent
Bettinger et al.

(10) Patent No.: US 6,199,743 B1
(45) Date of Patent: Mar. 13, 2001

(54) APPARATUS FOR FORMING WIRE BONDS FROM CIRCUITRY ON A SUBSTRATE TO A SEMICONDUCTOR CHIP, AND METHODS OF FORMING SEMICONDUCTOR CHIP ASSEMBLIES

5,822,507 * 5/1994 Papad et al. 226/182.5
5,874,782 * 10/1997 Almon et al. 437/219
5,649,120 * 4/2000 New et al. 257/717

* cited by examiner

(75) Inventors: Michael Bettinger, Eagle, Ronald W. Elze, Tracy Maynard, both of Boise, ID (US)

Primary Examiner—Patrick Ryan
Assistant Examiner—Elizabeth Johnson
(74) Attorney, Agent, or Firm—Dorsey & Whitney LLP

(73) Assignee: Micron Technology, Inc., Boise, ID (US)

(57) ABSTRACT

(*) Notice: Subject to any disclaimer, the term of this patent is extended by adjacent under 35 U.S.C. 154(b) by 3 days.

The invention encompasses a method of forming a semiconductor chip assembly. A substrate is provided. Such substrate has a pair of opposing surfaces and circuitry formed on one of the opposing surfaces. A semiconductor chip is joined to the substrate. The semiconductor chip has bonding regions thereon. A plurality of wires join to the circuitry and extend over the bonding regions of the semiconductor chip. The wires are pressed down to abut the bonding regions of the semiconductor chip with a tool. The tool is lifted from the wires, and subsequently the wires are adhered to the bonding regions of the semiconductor chip. The invention also encompasses an apparatus for forming wire bonds from circuitry on a substrate to a semiconductor chip joined to the substrate. Such apparatus comprises a support for supporting the substrate and the semiconductor chip. The apparatus further comprises a pressing tool movably mounted relative to the substrate, and which has a deflecting surface configured to press the wires into a slit of the substrate when the pressing tool is moved toward the substrate. The deflecting surface is substantially planar, and has a sufficient length to extend within a predominant portion of the slit.

(21) App. No.: 09/778,532
(22) Filed: Aug. 15, 1999

(51) Int. Cl. H01K 1/04; H01D 43/00; H01D 49/04

(52) U.S. Cl. 228/210.1; 228/213.1; 228/273.2; 228/75.1


(56) Field of Search 228/110.1, 120, 128/221, 123.1, 141.5, 173.1, 173.2, 221

References Cited

U.S. PATENT DOCUMENTS

3,915,443 * 10/1987 Dehn 228/210
5,204,783 * 1/1993 Lenz 228/210
5,024,397 * 6/1991 Tanaka et al. 228/211
6,153,281 * 10/1999 Kim 26/702
5,777,894 * 7/1994 Kawasaki 228/211

4 Claims, 4 Drawing Sheets




3. Patent

Mar. 13, 2001

Sheet 4 of 6

US 6,199,



US-PAT-NO: 6199743

DOCUMENT-IDENTIFIER: US 6199743 B1

TITLE: Apparatuses for forming wire bonds from circuitry on a substrate to a semiconductor chip, and methods of forming semiconductor chip assemblies

DATE-ISSUED: March 13, 2001

INVENTOR-INFORMATION:

NAME	STATE	ZIP CODE	CITY	COUNTRY
Bettinger; Michael			Eagle	
ID		N/A	N/A	
Ellis; Ronald W.			Boise	
ID		N/A	N/A	
Reynolds; Tracy			Boise	
ID		N/A	N/A	

ASSIGNEE INFORMATION:

NAME	STATE	ZIP CODE	CITY	COUNTRY	TYPE
Micron Technology, Inc.			Boise		
ID		N/A	N/A		02

APPL-NO: 09/ 378552

DATE FILED: August 19, 1999

Find what: 84

Area

Direction

Match word

Look in

All

Up

Whole

Left

End

Sel/Cut

Down

Part

Right

Documents

Match case

257/E23.024 , 257/E23.039 , 257/E23.055

FIELD-OF-SEARCH: 228/110.1; 228/120 ;
228/122.1 ; 228/123.1 ; 228/141.1
; 228/173.1 ; 228/173.2 ;
228/121.1

REF-CITED:

U.S. PATENT

DOCUMENTS

PAT-NO

ISSUE-DATE

PATENTEE-NAME

US-CL

3347442

October 1967

Reber

228/3

N/A

N/A

3934783

January 1976

Larrison

228/110

N/A

N/A

5024367

June 1991

Details

Text

Image

HTML

Full

Details

Text

Image

HTML

Full

Fig. what: 20

Find Next

Area

Direction

Match word

Look in

Cancel

☐ All☐ Up☐ Whole☐ Left☐ Grid☐ Self/Car☐ Down☐ Part☐ Right☐ Documents☐ Match case

United States Patent [0]

Okamoto et al.

[11] Patent Number 5,359,222

[45] Date of Patent Oct. 28, 1994

[54] TOP TYPE SEMICONDUCTOR DEVICE
CAPABLE OF PREVENTING CROSSTALK[57] Inventors: Takayuki Okamoto; Masahiko
Narita, both of Kawasaki, Japan[73] Assignee: Kawasaki Electric Industry, Kawasaki,
Japan

[21] Appl. No.: 11,432

[22] Filed: Jan. 28, 1993

[30] Foreign Application Priority Data

Jan. 31, 1992 [JP] Japan 4-01077

Nov. 14, 1992 [JP] Japan 4-232893

[51] Int. Cl. H01L 25/48; H01L 29/44;

H01L 29/32; H01L 29/60

[52] U.S. Cl. 257/458; 257/459;

257/456

[56] Field of Search 257/458, 459, 460, 461,

257/455, 456, 462, 457/217, 224, 220

[58] References Cited

U.S. PATENT DOCUMENTS

4,951,827 1/1990 Sakuma et al. 257/451

4,952,038 2/1991 Suga et al. 257/458

2,220,195 6/1993 Maki et al. 257/451

FOREIGN PATENT DOCUMENTS

03-15464 1/1993 Japan 257/451

OTHER PUBLICATIONS

VLSI Packaging Trends -An Update, J. C. Miller,
ITAS '90 Proceedings, pp. 7-17, (1990).
Using Advanced Pinned Hotter Solder Technology for
Reliable Positioning and Mounting of High Lead Count
Pin Packs and TAD Devices, ITAS '90 Proceedings, pp.
130-140, (1990).Primary Examiner-Rolf Hill
Assistant Examiner-S. V. Clark
Attorney Agent or Firm-Pinzago, Henderson,
Paschke, Garrett & Dunner

[57] ABSTRACT

A wiring pattern having a plurality of leads is formed
on the under surface of an insulating film. The lower
lead portion of each of the leads is bonded to a cor-
responding one of bump electrodes formed on pads of a
semiconductor chip and the outer lead portion thereof
is connected to a corresponding lead wire formed on a
printed circuit board. The outer lead portion of one of
the leads which acts as a ground line is connected to a
grounded lead wire which is formed on the printed
circuit board. A shield plate is bonded to the under
surface of the leads via insulating adhesive agent. The
shield plate is electrically connected to the grounded
lead wire. The semiconductor chip and the lower lead
portions are hermetically sealed by one of potting resin.

* Claims, 9 Drawing Sheets





FIG. 17

Find what: 11

Find Next

Area: All, Direction: Up, Match word: Whole, Look in: Grid, Match case: ☐

Search: Sel/Cur, Down, East, Right, Documents

----- KWIC -----

Application Filing Date - AD (1):
19930129

Brief Summary Text - BSTX (6):

The carrier tape is also called a TAB (Tape Automated Bonding) tape and a wiring pattern (lead) is formed by laminating a Cu foil, for example, on an insulating film such as a polyimide film and subjecting the Cu foil to the photoetching process. A bump electrode is formed on the semiconductor chip, the wiring pattern formed on the carrier tape is bonded to the bump electrode, then potting resin is dropped on the inner lead portion of the wiring pattern and the semiconductor chip and heat treatment is effected to cure potting resin. Alternatively, the inner lead portion of the wiring pattern and the semiconductor chip are hermetically sealed by use of mold resin instead of the potting resin.

Detailed Description Text - DETX (3):

FIG. 2 shows a carrier tape used in the semiconductor device of FIG. 1 and shows a state in which the semiconductor chip 1 and the metal plate 20 are attached to the carrier tape 10 and the carrier tape 10 is not yet divided into individual semiconductor devices. A plastic film such as a polyimide or polyester film having flexibility can be used as the insulating film 11 used for a base member of the carrier tape 10. In this example, as the insulating film 11, a polyimide film which is approximately 75 to 125 .mu.m in thickness is used. The insulating film 11 is a strip-form member and feeding holes 12 used for feeding the carrier tape 10 in the lengthwise direction thereof are formed at regular intervals on both side end portions thereof. In substantially the central portion of the insulating film 11, a device hole 13 in which the semiconductor chip 1 is disposed is formed. Narrow and trapezoidal openings 14-1 to 14-4 are formed to respectively face the four sides of the device hole 13 and surround the device hole 13.

U.S. Patent

Oct. 25, 1994

Sheet 1 of 9

5,359,222




FIG. 1




FIG. 2